The increasing demand for high performance and energy efficiency in Artificial Neural Networks (ANNs) accelerators has driven a wide range of application-specific integrated circuits (ASICs). Besides, the rapid deployment of low-power IoT devices requires highly efficient computing, which as a result urges the need to explore low-power hardware implementations in different domains. This paper proposes a spatially unrolled time-domain accelerator that uses an ultra-low-power digital-to-time converter (DTC) while occupying an active area of 0.201 mm2. The proposed DTC is implemented using a Laddered, Inverter (LI) circuit, which consumes 3
Source: IEEE Xplore
Statement: Respect the original, good articles worth sharing, if there is infringement please contact delete.
Welcome to our electricity community! Established to facilitate the exchange and cooperation in the electricity industry and bridge professionals, enthusiasts, and related enterprises.